summaryrefslogtreecommitdiff
path: root/target-sparc
AgeCommit message (Expand)AuthorFilesLines
2012-04-07target-sparc: QOM'ify CPUAndreas Färber3-9/+135
2012-04-07target-sparc: Rename cpu_init.cAndreas Färber1-0/+0
2012-03-27sparc: pass page aligned addresses to tlb_set_pageBlue Swirl1-11/+8
2012-03-24target-sparc: Add compiler attribute to some functions which don't returnStefan Weil2-3/+4
2012-03-18Sparc: avoid AREG0 wrappers for memory access helpersBlue Swirl4-265/+77
2012-03-18Sparc: avoid AREG0 for memory access helpersBlue Swirl5-225/+387
2012-03-17sparc64: implement PCI and ISA irqsBlue Swirl2-6/+17
2012-03-17sparc: reset CPU state on resetBlue Swirl2-2/+4
2012-03-14Rename CPUState -> CPUArchStateAndreas Färber1-1/+1
2012-03-14target-sparc: Don't overuse CPUStateAndreas Färber13-208/+208
2012-03-14target-sparc: Typedef struct CPUSPARCState earlyAndreas Färber1-2/+4
2012-03-14Rename cpu_reset() to cpu_state_reset()Andreas Färber1-1/+1
2012-01-22target-sparc: Fix mixup of uint64 and uint64_tAndreas Färber1-1/+1
2012-01-03sparc: avoid cpu_get_physical_page_desc()Avi Kivity1-1/+4
2011-12-02fix spelling in target sub directoryDong Xu Wang1-1/+1
2011-11-19Improve "ta 0" shutdownFabien Chouteau4-18/+9
2011-10-26target-sparc: Implement FALIGNDATA inline.Richard Henderson3-19/+26
2011-10-26target-sparc: Implement BMASK/BSHUFFLE.Richard Henderson3-4/+40
2011-10-26target-sparc: Implement ALIGNADDR* inline.Richard Henderson3-14/+22
2011-10-26target-sparc: Implement EDGE* instructions.Richard Henderson1-2/+175
2011-10-26target-sparc: Implement fpack{16,32,fix}.Richard Henderson3-1/+96
2011-10-26target-sparc: Implement PDIST.Richard Henderson3-2/+41
2011-10-26target-sparc: Do exceptions management fully inside the helpers.Richard Henderson3-91/+146
2011-10-26target-sparc: Change fpr representation to doubles.Richard Henderson5-140/+114
2011-10-26target-sparc: Undo cpu_fpr rename.Richard Henderson1-28/+28
2011-10-26target-sparc: Extract float128 move to a function.Richard Henderson1-32/+18
2011-10-26target-sparc: Extract common code for floating-point operations.Richard Henderson1-454/+381
2011-10-26target-sparc: Make FPU/VIS helpers const when possible.Richard Henderson4-92/+78
2011-10-26target-sparc: Pass float64 parameters instead of dt0/1 temporaries.Richard Henderson6-449/+381
2011-10-26target-sparc: Add accessors for double-precision fpr access.Richard Henderson1-112/+130
2011-10-26target-sparc: Mark fprs dirty in store accessor.Richard Henderson1-46/+8
2011-10-26target-sparc: Add accessors for single-precision fpr access.Richard Henderson1-195/+337
2011-10-26Sparc: split load and store op helpersBlue Swirl2-2416/+2434
2011-10-26Sparc: convert win_helper to trace frameworkBlue Swirl1-22/+8
2011-10-26Sparc: convert interrupt helpers to trace frameworkBlue Swirl2-26/+16
2011-10-26Sparc: convert mmu_helper to trace frameworkBlue Swirl1-44/+20
2011-10-26Sparc: split MMU helpersBlue Swirl3-860/+879
2011-10-26Sparc: fix coding style in helper.cBlue Swirl1-43/+52
2011-10-26Sparc: avoid AREG0 for division op helpersBlue Swirl4-82/+88
2011-10-26Sparc: avoid AREG0 for softint op helpers and Leon cache controlBlue Swirl6-107/+117
2011-10-26Sparc: avoid AREG0 for CWP and PSTATE helpersBlue Swirl3-200/+89
2011-10-25target-sparc: Fix use of g_new0 / g_freeStefan Weil1-4/+4
2011-10-25target-sparc: Fix order of function parametersStefan Weil1-4/+4
2011-10-23Sparc: split CWP and PSTATE op helpersBlue Swirl3-489/+522
2011-10-23Sparc: avoid AREG0 for lazy condition code helpersBlue Swirl4-49/+48
2011-10-23Sparc: split lazy condition code handling op helpersBlue Swirl2-464/+486
2011-10-23Sparc: avoid AREG0 for float and VIS opsBlue Swirl4-273/+280
2011-10-23Sparc: split FPU and VIS op helpersBlue Swirl3-743/+797
2011-10-23Sparc: fix coding styleBlue Swirl1-452/+502
2011-10-23Sparc: avoid AREG0 for raise_exception and helper_debugBlue Swirl4-72/+70
generated by cgit v1.2.3 (git 2.39.1) at 2024-11-23 07:13:42 +0000