summaryrefslogtreecommitdiff
path: root/shared-core
AgeCommit message (Expand)AuthorFilesLines
2007-09-22Add fence error member.Thomas Hellstrom3-3/+6
2007-09-21Merge branch 'bo-set-pin'Eric Anholt1-9/+20
2007-09-21Add some more verbosity to drm_bo_set_pin_req comments.Eric Anholt1-1/+3
2007-09-21nouveau: fix ppc and get it right this time.Stephane Marchesin1-1/+1
2007-09-21nouveau: fix notifiers on PPC.Stephane Marchesin1-1/+4
2007-09-21nouveau: add some checks to the nv04 graph switching code.Stephane Marchesin1-1/+26
2007-09-19Merge branch 'origin' into bo-set-pinEric Anholt24-754/+4125
2007-09-18i915: Reinstate check that drawable has valid information in i915_vblank_swap.Michel Dänzer1-0/+15
2007-09-18i915: Fix scheduled buffer swaps.Michel Dänzer1-1/+1
2007-09-18Add ioc32 compat layer for XGI DRM.Ian Romanick1-1/+1
2007-09-12Remove plane->pipe mapping from SAREA private after allJesse Barnes3-7/+27
2007-09-11Merge branch 'master' of ssh://git.freedesktop.org/git/mesa/drmJesse Barnes2-12/+24
2007-09-11Disambiguate planes & pipes for swap operationsJesse Barnes4-65/+73
2007-09-10nouveau: nv10: add combiner registersPatrice Mandin2-12/+24
2007-09-09nouveau : nv10 fix NV10_PGRAPH_CTX_USER save/loadMatthieu Castet1-3/+1
2007-09-09nouveau : nv10 pipe ctx switch load/save.Matthieu Castet1-118/+215
2007-09-08nouveau: Add Quadro NVS 140 pciidMaarten Maathuis1-0/+1
2007-09-07nouveau: Use nv41 ctxprog/vals on nv42.Ben Skeggs1-1/+3
2007-09-06Merge branch 'xgi-0-0-2'Ian Romanick3-1/+138
2007-09-06nouveau: fix some nv04 graph switching.Stephane Marchesin1-7/+8
2007-09-06nouveau: add pure nv30 support.Stephane Marchesin1-14/+15
2007-09-04Add context init voodoo and context switch code for NV41.Maarten Maathuis1-0/+147
2007-08-31Merge branch 'master' of ssh+git://git.freedesktop.org/git/mesa/drm into xgi-...Ian Romanick31-1500/+4961
2007-08-31nouveau: nv04 context switching support. Works for starting X up at least.Stephane Marchesin1-290/+348
2007-08-31nouveau: give nv03 the last cut.Stephane Marchesin6-28/+0
2007-08-28Add register defines for hw binningKeith Packard1-0/+115
2007-08-28drm: remove XFREE86_VERSION macrosDave Airlie2-37/+1
2007-08-26nouveau : add NV04_PGRAPH_TRAPPED_ADDR definitionMatthieu Castet3-12/+22
2007-08-25nouveau : nv1x graph reworksMatthieu Castet1-19/+48
2007-08-25nouveau: nv10: output a warning if last channel invalid, and switch to nextPatrice Mandin1-7/+9
2007-08-23nouveau: nv10: check some NULL pointers inside context switchPatrice Mandin1-2/+26
2007-08-22nouveau : fix some potential crashes with objects causing hash collisionMatthieu Castet1-1/+6
2007-08-22nouveau/nv40: Preserve other bits in 0x400304/0x400310 like NVIDIA do.Ben Skeggs1-5/+11
2007-08-22nouveau/nv40: Dump extra info on ucode state if ctx switch fails.Ben Skeggs2-1/+9
2007-08-22nouveau: NV4c ctx ucode.Ben Skeggs1-0/+32
2007-08-22nouveau/nv50: Correct thinko for 8800 chips + cleanup a bit.Ben Skeggs1-22/+14
2007-08-22nouveau: redo nv30_graph.c. Should work better, but we still lack a couple of...Stephane Marchesin1-99/+2725
2007-08-22nouveau: fix the comment and debug message for PCIGART sizeStephane Marchesin1-3/+3
2007-08-21nouveau: Add NV44 ctx ucode. Patch from stillunknown.Ben Skeggs1-0/+35
2007-08-21nouveau: Poke 0x2230 on NV47 also.Ben Skeggs1-2/+9
2007-08-19Check also for Linux, as it's not supported on different OSPatrice Mandin1-1/+1
2007-08-19Function pci_get_bus_and_slot needs 2.6.19 or laterPatrice Mandin1-0/+5
2007-08-16Merge branch 'master' into bo-set-pinEric Anholt29-966/+1495
2007-08-17nouveau: Detect memory on NFORCE/NFORCE2 correctly.Ben Skeggs1-10/+33
2007-08-15nouveau: Use count parameter in nouveau_notifier_alloc().Ben Skeggs1-2/+3
2007-08-15nouveau: Turn some messages into DRM_DEBUGs..Ben Skeggs1-2/+2
2007-08-15nouveau: Allow GART notifiers when using sgdma code.Ben Skeggs2-9/+22
2007-08-15nouveau: Workaround mysterious PRAMIN clobbering by the card.Ben Skeggs1-0/+8
2007-08-14Eliminate unused / useless ioctls.Ian Romanick1-11/+1
2007-08-15nouveau: Catch all NV4x chips instead of just NV_40.Ben Skeggs1-5/+2