arch/nds32/include/asm/cache.h


1
2
3
4
5
6
7
8
9
10
11
12

/* SPDX-License-Identifier: GPL-2.0 */
// Copyright (C) 2005-2017 Andes Technology Corporation

#ifndef __NDS32_CACHE_H__
#define __NDS32_CACHE_H__

#define L1_CACHE_BYTES	32
#define L1_CACHE_SHIFT	5

#define ARCH_DMA_MINALIGN   L1_CACHE_BYTES

#endif /* __NDS32_CACHE_H__ */