index
:
~agd5f/linux
DAL-wip
amd-15.31
amd-17.50
amd-18.10
amd-18.20
amd-18.30
amd-18.40
amd-18.50
amd-19.10
amd-19.20
amd-19.30
amd-19.50
amd-20.10
amd-20.20
amd-20.30
amd-20.40
amd-20.45
amd-22.20
amd-mainline-dkms-4.18-baseline1
amd-staging-drm-next
amd-staging-security-opensource-4.4
backlight_wip
drm-fixes
drm-fixes-5.0
drm-fixes-5.1
drm-fixes-5.10
drm-fixes-5.2
drm-fixes-5.3
drm-fixes-5.4
drm-fixes-5.5
drm-fixes-5.6
drm-fixes-5.7
drm-fixes-5.8
drm-fixes-5.9
drm-next
drm-next-5.1
drm-next-5.10
drm-next-5.11
drm-next-5.2
drm-next-5.3
drm-next-5.4
drm-next-5.5
drm-next-5.6
drm-next-5.7
drm-next-5.8
drm-next-5.9
hmm-fixup-5.3
renoir-acp
renoir-acp-2
rv6xx-dpm-fixes
si_dc_support
tmz
Unnamed repository; edit this file 'description' to name the repository.
agd5f
summary
refs
log
tree
commit
diff
log msg
author
committer
range
path:
root
/
drivers
/
pinctrl
/
pinctrl-lantiq.c
Age
Commit message (
Expand
)
Author
Files
Lines
2018-08-29
pinctrl: Convert to using %pOFn instead of device_node.name
Rob Herring
1
-4
/
+4
2018-06-12
treewide: kzalloc() -> kcalloc()
Kees Cook
1
-1
/
+2
2016-12-30
pinctrl: update my email address
John Crispin
1
-1
/
+1
2016-04-21
pinctrl: lantiq: Use devm_pinctrl_register() for pinctrl registration
Laxman Dewangan
1
-1
/
+1
2015-06-10
pinctrl: make pinctrl_register() return proper error code
Masahiro Yamada
1
-2
/
+2
2014-09-04
pinctrl: clean up after enable refactoring
Linus Walleij
1
-4
/
+4
2013-05-15
pinctrl/lantiq: Free mapping configs for both pin and groups
Laurent Pinchart
1
-1
/
+2
2013-03-07
pinctrl: Declare operation structures as const
Laurent Pinchart
1
-2
/
+2
2013-02-05
pinctrl/lantiq: fix pin number in ltq_pmx_gpio_request_enable
John Crispin
1
-1
/
+1
2013-02-05
pinctrl/lantiq: add pin_config_group_set support
John Crispin
1
-20
/
+34
2012-11-11
pinctrl: lantiq: Staticize non-exported symbols
Axel Lin
1
-6
/
+6
2012-11-11
pinctrl: lantiq: Remove ltq_pmx_disable() function
Axel Lin
1
-11
/
+0
2012-09-13
OF: pinctrl: MIPS: lantiq: implement lantiq/xway pinctrl support
John Crispin
1
-0
/
+342