summaryrefslogtreecommitdiff
path: root/arch/arm/mach-tegra/sleep.h
AgeCommit message (Expand)AuthorFilesLines
2015-05-04ARM: tegra20: Store CPU "resettable" status in IRAMDmitry Osipenko1-0/+4
2014-07-17ARM: tegra: Setup CPU hotplug in a pure initcallThierry Reding1-3/+0
2014-05-30ARM: l2c: tegra: convert to common l2c310 early resume functionalityRussell King1-31/+0
2014-05-30ARM: l2c: fix register namingRussell King1-4/+4
2013-08-12ARM: tegra: add LP1 suspend support for Tegra30Joseph Lo1-0/+8
2013-07-19ARM: tegra: add a flag for tegra_disable_clean_inv_dcache to do LoUIS or ALLJoseph Lo1-1/+5
2013-05-22ARM: tegra114: add CPU hotplug supportJoseph Lo1-0/+2
2013-05-22ARM: tegra: skip SCU and PL310 code when CPU is not Cortex-A9Joseph Lo1-6/+18
2013-05-22ARM: tegra: add an assembly marco to check Tegra SoC IDJoseph Lo1-0/+9
2013-05-02Merge tag 'cleanup-for-linus' of git://git.kernel.org/pub/scm/linux/kernel/gi...Linus Torvalds1-5/+5
2013-04-18ARM: tegra: solve adr range issue with THUMB2_KERNEL enabledStephen Warren1-1/+1
2013-03-11ARM: tegra: Unify tegra{20,30,114}_init_early()Hiroshi Doyu1-5/+5
2013-01-28ARM: tegra20: cpuidle: apply coupled cpuidle for powered-down modeJoseph Lo1-0/+3
2013-01-28ARM: tegra20: cpuidle: add powered-down state for secondary CPUJoseph Lo1-0/+23
2013-01-28ARM: tegra: update the cache maintenance order for CPU shutdownJoseph Lo1-0/+1
2012-11-15ARM: tegra: retain L2 content over CPU suspend/resumeJoseph Lo1-0/+32
2012-11-15ARM: tegra30: cpuidle: add powered-down state for CPU0Joseph Lo1-0/+2
2012-11-15ARM: tegra30: cpuidle: add powered-down state for secondary CPUsJoseph Lo1-0/+2
2012-11-15ARM: tegra: cpuidle: add CPU resume functionJoseph Lo1-0/+1
2012-11-05ARM: tegra: move iomap.h to mach-tegraStephen Warren1-1/+1
2012-09-13ARM: tegra20: add CPU hotplug supportJoseph Lo1-0/+4
2012-09-13ARM: tegra30: add CPU hotplug supportJoseph Lo1-0/+25
2012-09-13ARM: tegra: clean up the common assembly macros into sleep.hJoseph Lo1-0/+56
generated by cgit v1.2.3 (git 2.39.1) at 2024-12-17 19:04:05 +0000