blob: 3a3fd0d4f4f01f151ceaa00d975c7813d4bf02f0 (
plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
|
#ifndef __NV10_STATE_H__
#define __NV10_STATE_H__
#include "pipe/p_state.h"
#include "tgsi/tgsi_scan.h"
struct nv10_blend_state {
uint32_t b_enable;
uint32_t b_srcfunc;
uint32_t b_dstfunc;
uint32_t c_mask;
uint32_t d_enable;
};
struct nv10_sampler_state {
uint32_t wrap;
uint32_t en;
uint32_t filt;
uint32_t bcol;
};
struct nv10_rasterizer_state {
uint32_t shade_model;
uint32_t line_width;
uint32_t line_smooth_en;
uint32_t point_size;
uint32_t poly_smooth_en;
uint32_t poly_mode_front;
uint32_t poly_mode_back;
uint32_t front_face;
uint32_t cull_face;
uint32_t cull_face_en;
uint32_t point_sprite;
const struct pipe_rasterizer_state *templ;
};
struct nv10_vertex_program_exec {
uint32_t data[4];
boolean has_branch_offset;
int const_index;
};
struct nv10_vertex_program_data {
int index; /* immediates == -1 */
float value[4];
};
struct nv10_vertex_program {
const struct pipe_shader_state *pipe;
boolean translated;
struct nv10_vertex_program_exec *insns;
unsigned nr_insns;
struct nv10_vertex_program_data *consts;
unsigned nr_consts;
struct nouveau_resource *exec;
unsigned exec_start;
struct nouveau_resource *data;
unsigned data_start;
unsigned data_start_min;
uint32_t ir;
uint32_t or;
};
struct nv10_fragment_program_data {
unsigned offset;
unsigned index;
};
struct nv10_fragment_program {
struct pipe_shader_state pipe;
struct tgsi_shader_info info;
boolean translated;
boolean on_hw;
unsigned samplers;
uint32_t *insn;
int insn_len;
struct nv10_fragment_program_data *consts;
unsigned nr_consts;
struct pipe_buffer *buffer;
uint32_t fp_control;
uint32_t fp_reg_control;
};
struct nv10_depth_stencil_alpha_state {
struct {
uint32_t func;
uint32_t write_enable;
uint32_t test_enable;
} depth;
struct {
uint32_t enable;
uint32_t wmask;
uint32_t func;
uint32_t ref;
uint32_t vmask;
uint32_t fail;
uint32_t zfail;
uint32_t zpass;
} stencil;
struct {
uint32_t enabled;
uint32_t func;
uint32_t ref;
} alpha;
};
struct nv10_miptree {
struct pipe_texture base;
struct pipe_buffer *buffer;
uint total_size;
struct {
uint pitch;
uint *image_offset;
} level[PIPE_MAX_TEXTURE_LEVELS];
};
#endif
|
