summaryrefslogtreecommitdiff
path: root/shared/mach64.h
blob: 86e15565934c53d9caa8759c8a42d4f5eda4db02 (plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
/* mach64.h -- ATI Mach 64 DRM template customization -*- linux-c -*-
 * Created: Wed Feb 14 16:07:10 2001 by gareth@valinux.com
 *
 * Copyright 2000 VA Linux Systems, Inc., Sunnyvale, California.
 * All Rights Reserved.
 *
 * Permission is hereby granted, free of charge, to any person obtaining a
 * copy of this software and associated documentation files (the "Software"),
 * to deal in the Software without restriction, including without limitation
 * the rights to use, copy, modify, merge, publish, distribute, sublicense,
 * and/or sell copies of the Software, and to permit persons to whom the
 * Software is furnished to do so, subject to the following conditions:
 *
 * The above copyright notice and this permission notice (including the next
 * paragraph) shall be included in all copies or substantial portions of the
 * Software.
 *
 * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
 * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
 * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT.  IN NO EVENT SHALL
 * VA LINUX SYSTEMS AND/OR ITS SUPPLIERS BE LIABLE FOR ANY CLAIM, DAMAGES OR
 * OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE,
 * ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR
 * OTHER DEALINGS IN THE SOFTWARE.
 *
 * Authors:
 *    Gareth Hughes <gareth@valinux.com>
 *    Leif Delgass <ldelgass@retinalburn.net>
 */

#ifndef __MACH64_H__
#define __MACH64_H__

/* This remains constant for all DRM template files.
 */
#define DRM(x) mach64_##x

/* General customization:
 */
#define __HAVE_AGP		1
#define __MUST_HAVE_AGP		0
#define __HAVE_MTRR		1
#define __HAVE_CTX_BITMAP	1
#define __HAVE_PCI_DMA		1

#define DRIVER_AUTHOR		"Gareth Hughes, Leif Delgass, José Fonseca"

#define DRIVER_NAME		"mach64"
#define DRIVER_DESC		"DRM module for the ATI Rage Pro"
#define DRIVER_DATE		"20020904"

#define DRIVER_MAJOR		1
#define DRIVER_MINOR		0
#define DRIVER_PATCHLEVEL	0

/* Interface history:
 *
 * 1.0 - Initial mach64 DRM
 *
 */
#define DRIVER_IOCTLS									\
	[DRM_IOCTL_NR(DRM_IOCTL_DMA)]	          = { mach64_dma_buffers,    1, 0 },	\
   	[DRM_IOCTL_NR(DRM_IOCTL_MACH64_INIT)]     = { mach64_dma_init,       1, 1 },	\
   	[DRM_IOCTL_NR(DRM_IOCTL_MACH64_CLEAR)]    = { mach64_dma_clear,      1, 0 },	\
   	[DRM_IOCTL_NR(DRM_IOCTL_MACH64_SWAP)]     = { mach64_dma_swap,       1, 0 },	\
   	[DRM_IOCTL_NR(DRM_IOCTL_MACH64_IDLE)]     = { mach64_dma_idle,       1, 0 },	\
   	[DRM_IOCTL_NR(DRM_IOCTL_MACH64_RESET)]    = { mach64_engine_reset,   1, 0 },	\
   	[DRM_IOCTL_NR(DRM_IOCTL_MACH64_VERTEX)]   = { mach64_dma_vertex,     1, 0 },	\
   	[DRM_IOCTL_NR(DRM_IOCTL_MACH64_BLIT)]     = { mach64_dma_blit,       1, 0 },	\
   	[DRM_IOCTL_NR(DRM_IOCTL_MACH64_FLUSH)]    = { mach64_dma_flush,      1, 0 },    \
   	[DRM_IOCTL_NR(DRM_IOCTL_MACH64_GETPARAM)] = { mach64_get_param,      1, 0 }


/* DMA customization:
 */
#define __HAVE_DMA		1
#define __HAVE_DMA_FREELIST     0

#define MACH64_INTERRUPTS       0

#if MACH64_INTERRUPTS
#define __HAVE_DMA_IRQ          1
#define __HAVE_DMA_IRQ_BH       1
#define __HAVE_SHARED_IRQ       1

/* called before installing service routine in _irq_install */
#define DRIVER_PREINSTALL()						\
do {									\
	u32 tmp;							\
	drm_mach64_private_t *dev_priv = dev->dev_private;		\
									\
	tmp = MACH64_READ(MACH64_CRTC_INT_CNTL);			\
        DRM_DEBUG("Before PREINSTALL: CRTC_INT_CNTL = 0x%08x\n", tmp);	\
	/* clear active interrupts */					\
	if ( tmp & (MACH64_CRTC_VBLANK_INT				\
		    | MACH64_CRTC_BUSMASTER_EOL_INT) ) {		\
		/* ack bits are the same as active interrupt bits, */	\
		/* so write back tmp to clear active interrupts */	\
		MACH64_WRITE( MACH64_CRTC_INT_CNTL, tmp );		\
	}								\
									\
	/* disable interrupts */					\
	tmp &= ~(MACH64_CRTC_VBLANK_INT_EN 				\
		 | MACH64_CRTC_BUSMASTER_EOL_INT_EN);			\
	MACH64_WRITE( MACH64_CRTC_INT_CNTL, tmp );			\
        DRM_DEBUG("After PREINSTALL: CRTC_INT_CNTL = 0x%08x\n", tmp);	\
									\
} while(0)

/* called after installing service routine in _irq_install */
#define DRIVER_POSTINSTALL()						\
do {									\
	/* clear and enable interrupts */				\
	u32 tmp;							\
	drm_mach64_private_t *dev_priv = dev->dev_private;		\
									\
	tmp = MACH64_READ(MACH64_CRTC_INT_CNTL);			\
        DRM_DEBUG("Before POSTINSTALL: CRTC_INT_CNTL = 0x%08x\n", tmp);	\
	/* clear active interrupts */					\
	if ( tmp & (MACH64_CRTC_VBLANK_INT 				\
		    | MACH64_CRTC_BUSMASTER_EOL_INT) ) {		\
		/* ack bits are the same as active interrupt bits, */	\
		/* so write back tmp to clear active interrupts */	\
		MACH64_WRITE( MACH64_CRTC_INT_CNTL, tmp );		\
	}								\
									\
	/* enable interrupts */						\
	tmp |= (MACH64_CRTC_VBLANK_INT_EN 				\
		| MACH64_CRTC_BUSMASTER_EOL_INT_EN);			\
	MACH64_WRITE( MACH64_CRTC_INT_CNTL, tmp );			\
        DRM_DEBUG("After POSTINSTALL: CRTC_INT_CNTL = 0x%08x\n", tmp);	\
									\
} while(0)

/* called before freeing irq in _irq_uninstall */
#define DRIVER_UNINSTALL()							\
do {										\
	u32 tmp;								\
	drm_mach64_private_t *dev_priv = dev->dev_private;			\
	if (dev_priv) {								\
		tmp = MACH64_READ(MACH64_CRTC_INT_CNTL);			\
        	DRM_DEBUG("Before UNINSTALL: CRTC_INT_CNTL = 0x%08x\n", tmp);	\
		/* clear active interrupts */					\
		if ( tmp & (MACH64_CRTC_VBLANK_INT 				\
			    | MACH64_CRTC_BUSMASTER_EOL_INT) ) {		\
			/* ack bits are the same as active interrupt bits, */	\
			/* so write back tmp to clear active interrupts */	\
			MACH64_WRITE( MACH64_CRTC_INT_CNTL, tmp );		\
		}								\
										\
		/* disable interrupts */					\
		tmp &= ~(MACH64_CRTC_VBLANK_INT_EN 				\
			 | MACH64_CRTC_BUSMASTER_EOL_INT_EN);			\
		MACH64_WRITE( MACH64_CRTC_INT_CNTL, tmp );			\
        	DRM_DEBUG("After UNINSTALL: CRTC_INT_CNTL = 0x%08x\n", tmp);	\
	}									\
} while(0)

#endif /* MACH64_INTERRUPTS */


/* Buffer customization:
 */

#define DRIVER_AGP_BUFFERS_MAP( dev )					\
	((drm_mach64_private_t *)((dev)->dev_private))->buffers

#endif