1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
277
278
279
280
281
282
283
284
285
286
287
288
289
290
291
292
293
294
295
296
297
298
299
300
301
302
303
304
305
306
307
308
309
310
311
312
313
314
315
316
317
318
319
320
321
322
323
324
325
326
327
328
329
330
331
332
333
334
335
336
337
338
339
340
341
342
343
344
345
346
347
348
349
350
351
352
353
354
355
356
357
358
359
360
361
362
363
364
365
366
367
368
369
370
371
372
373
374
375
376
377
378
379
380
381
382
383
384
385
386
387
388
389
390
391
392
393
394
395
396
397
398
399
400
401
402
403
404
405
406
407
408
409
410
411
412
413
414
415
416
417
418
419
420
421
422
423
424
425
426
427
428
429
430
431
432
433
434
435
436
437
438
439
440
441
442
443
444
445
446
447
448
449
450
451
452
453
454
455
456
457
458
459
460
461
462
463
464
465
466
467
468
469
470
471
472
473
474
475
476
477
478
479
480
481
482
|
#ifndef __marb_bar_defs_h
#define __marb_bar_defs_h
/*
* This file is autogenerated from
* file: marb_bar.r
*
* by ../../../tools/rdesc/bin/rdes2c -outfile marb_bar_defs.h marb_bar.r
* Any changes here will be lost.
*
* -*- buffer-read-only: t -*-
*/
/* Main access macros */
#ifndef REG_RD
#define REG_RD( scope, inst, reg ) \
REG_READ( reg_##scope##_##reg, \
(inst) + REG_RD_ADDR_##scope##_##reg )
#endif
#ifndef REG_WR
#define REG_WR( scope, inst, reg, val ) \
REG_WRITE( reg_##scope##_##reg, \
(inst) + REG_WR_ADDR_##scope##_##reg, (val) )
#endif
#ifndef REG_RD_VECT
#define REG_RD_VECT( scope, inst, reg, index ) \
REG_READ( reg_##scope##_##reg, \
(inst) + REG_RD_ADDR_##scope##_##reg + \
(index) * STRIDE_##scope##_##reg )
#endif
#ifndef REG_WR_VECT
#define REG_WR_VECT( scope, inst, reg, index, val ) \
REG_WRITE( reg_##scope##_##reg, \
(inst) + REG_WR_ADDR_##scope##_##reg + \
(index) * STRIDE_##scope##_##reg, (val) )
#endif
#ifndef REG_RD_INT
#define REG_RD_INT( scope, inst, reg ) \
REG_READ( int, (inst) + REG_RD_ADDR_##scope##_##reg )
#endif
#ifndef REG_WR_INT
#define REG_WR_INT( scope, inst, reg, val ) \
REG_WRITE( int, (inst) + REG_WR_ADDR_##scope##_##reg, (val) )
#endif
#ifndef REG_RD_INT_VECT
#define REG_RD_INT_VECT( scope, inst, reg, index ) \
REG_READ( int, (inst) + REG_RD_ADDR_##scope##_##reg + \
(index) * STRIDE_##scope##_##reg )
#endif
#ifndef REG_WR_INT_VECT
#define REG_WR_INT_VECT( scope, inst, reg, index, val ) \
REG_WRITE( int, (inst) + REG_WR_ADDR_##scope##_##reg + \
(index) * STRIDE_##scope##_##reg, (val) )
#endif
#ifndef REG_TYPE_CONV
#define REG_TYPE_CONV( type, orgtype, val ) \
( { union { orgtype o; type n; } r; r.o = val; r.n; } )
#endif
#ifndef reg_page_size
#define reg_page_size 8192
#endif
#ifndef REG_ADDR
#define REG_ADDR( scope, inst, reg ) \
( (inst) + REG_RD_ADDR_##scope##_##reg )
#endif
#ifndef REG_ADDR_VECT
#define REG_ADDR_VECT( scope, inst, reg, index ) \
( (inst) + REG_RD_ADDR_##scope##_##reg + \
(index) * STRIDE_##scope##_##reg )
#endif
/* C-code for register scope marb_bar */
#define STRIDE_marb_bar_rw_ddr2_slots 4
/* Register rw_ddr2_slots, scope marb_bar, type rw */
typedef struct {
unsigned int owner : 4;
unsigned int dummy1 : 28;
} reg_marb_bar_rw_ddr2_slots;
#define REG_RD_ADDR_marb_bar_rw_ddr2_slots 0
#define REG_WR_ADDR_marb_bar_rw_ddr2_slots 0
/* Register rw_h264_rd_burst, scope marb_bar, type rw */
typedef struct {
unsigned int ddr2_bsize : 2;
unsigned int dummy1 : 30;
} reg_marb_bar_rw_h264_rd_burst;
#define REG_RD_ADDR_marb_bar_rw_h264_rd_burst 256
#define REG_WR_ADDR_marb_bar_rw_h264_rd_burst 256
/* Register rw_h264_wr_burst, scope marb_bar, type rw */
typedef struct {
unsigned int ddr2_bsize : 2;
unsigned int dummy1 : 30;
} reg_marb_bar_rw_h264_wr_burst;
#define REG_RD_ADDR_marb_bar_rw_h264_wr_burst 260
#define REG_WR_ADDR_marb_bar_rw_h264_wr_burst 260
/* Register rw_ccd_burst, scope marb_bar, type rw */
typedef struct {
unsigned int ddr2_bsize : 2;
unsigned int dummy1 : 30;
} reg_marb_bar_rw_ccd_burst;
#define REG_RD_ADDR_marb_bar_rw_ccd_burst 264
#define REG_WR_ADDR_marb_bar_rw_ccd_burst 264
/* Register rw_vin_wr_burst, scope marb_bar, type rw */
typedef struct {
unsigned int ddr2_bsize : 2;
unsigned int dummy1 : 30;
} reg_marb_bar_rw_vin_wr_burst;
#define REG_RD_ADDR_marb_bar_rw_vin_wr_burst 268
#define REG_WR_ADDR_marb_bar_rw_vin_wr_burst 268
/* Register rw_vin_rd_burst, scope marb_bar, type rw */
typedef struct {
unsigned int ddr2_bsize : 2;
unsigned int dummy1 : 30;
} reg_marb_bar_rw_vin_rd_burst;
#define REG_RD_ADDR_marb_bar_rw_vin_rd_burst 272
#define REG_WR_ADDR_marb_bar_rw_vin_rd_burst 272
/* Register rw_sclr_rd_burst, scope marb_bar, type rw */
typedef struct {
unsigned int ddr2_bsize : 2;
unsigned int dummy1 : 30;
} reg_marb_bar_rw_sclr_rd_burst;
#define REG_RD_ADDR_marb_bar_rw_sclr_rd_burst 276
#define REG_WR_ADDR_marb_bar_rw_sclr_rd_burst 276
/* Register rw_vout_burst, scope marb_bar, type rw */
typedef struct {
unsigned int ddr2_bsize : 2;
unsigned int dummy1 : 30;
} reg_marb_bar_rw_vout_burst;
#define REG_RD_ADDR_marb_bar_rw_vout_burst 280
#define REG_WR_ADDR_marb_bar_rw_vout_burst 280
/* Register rw_sclr_fifo_burst, scope marb_bar, type rw */
typedef struct {
unsigned int ddr2_bsize : 2;
unsigned int dummy1 : 30;
} reg_marb_bar_rw_sclr_fifo_burst;
#define REG_RD_ADDR_marb_bar_rw_sclr_fifo_burst 284
#define REG_WR_ADDR_marb_bar_rw_sclr_fifo_burst 284
/* Register rw_l2cache_burst, scope marb_bar, type rw */
typedef struct {
unsigned int ddr2_bsize : 2;
unsigned int dummy1 : 30;
} reg_marb_bar_rw_l2cache_burst;
#define REG_RD_ADDR_marb_bar_rw_l2cache_burst 288
#define REG_WR_ADDR_marb_bar_rw_l2cache_burst 288
/* Register rw_intr_mask, scope marb_bar, type rw */
typedef struct {
unsigned int bp0 : 1;
unsigned int bp1 : 1;
unsigned int bp2 : 1;
unsigned int bp3 : 1;
unsigned int dummy1 : 28;
} reg_marb_bar_rw_intr_mask;
#define REG_RD_ADDR_marb_bar_rw_intr_mask 292
#define REG_WR_ADDR_marb_bar_rw_intr_mask 292
/* Register rw_ack_intr, scope marb_bar, type rw */
typedef struct {
unsigned int bp0 : 1;
unsigned int bp1 : 1;
unsigned int bp2 : 1;
unsigned int bp3 : 1;
unsigned int dummy1 : 28;
} reg_marb_bar_rw_ack_intr;
#define REG_RD_ADDR_marb_bar_rw_ack_intr 296
#define REG_WR_ADDR_marb_bar_rw_ack_intr 296
/* Register r_intr, scope marb_bar, type r */
typedef struct {
unsigned int bp0 : 1;
unsigned int bp1 : 1;
unsigned int bp2 : 1;
unsigned int bp3 : 1;
unsigned int dummy1 : 28;
} reg_marb_bar_r_intr;
#define REG_RD_ADDR_marb_bar_r_intr 300
/* Register r_masked_intr, scope marb_bar, type r */
typedef struct {
unsigned int bp0 : 1;
unsigned int bp1 : 1;
unsigned int bp2 : 1;
unsigned int bp3 : 1;
unsigned int dummy1 : 28;
} reg_marb_bar_r_masked_intr;
#define REG_RD_ADDR_marb_bar_r_masked_intr 304
/* Register rw_stop_mask, scope marb_bar, type rw */
typedef struct {
unsigned int h264_rd : 1;
unsigned int h264_wr : 1;
unsigned int ccd : 1;
unsigned int vin_wr : 1;
unsigned int vin_rd : 1;
unsigned int sclr_rd : 1;
unsigned int vout : 1;
unsigned int sclr_fifo : 1;
unsigned int l2cache : 1;
unsigned int dummy1 : 23;
} reg_marb_bar_rw_stop_mask;
#define REG_RD_ADDR_marb_bar_rw_stop_mask 308
#define REG_WR_ADDR_marb_bar_rw_stop_mask 308
/* Register r_stopped, scope marb_bar, type r */
typedef struct {
unsigned int h264_rd : 1;
unsigned int h264_wr : 1;
unsigned int ccd : 1;
unsigned int vin_wr : 1;
unsigned int vin_rd : 1;
unsigned int sclr_rd : 1;
unsigned int vout : 1;
unsigned int sclr_fifo : 1;
unsigned int l2cache : 1;
unsigned int dummy1 : 23;
} reg_marb_bar_r_stopped;
#define REG_RD_ADDR_marb_bar_r_stopped 312
/* Register rw_no_snoop, scope marb_bar, type rw */
typedef struct {
unsigned int h264_rd : 1;
unsigned int h264_wr : 1;
unsigned int ccd : 1;
unsigned int vin_wr : 1;
unsigned int vin_rd : 1;
unsigned int sclr_rd : 1;
unsigned int vout : 1;
unsigned int sclr_fifo : 1;
unsigned int l2cache : 1;
unsigned int dummy1 : 23;
} reg_marb_bar_rw_no_snoop;
#define REG_RD_ADDR_marb_bar_rw_no_snoop 576
#define REG_WR_ADDR_marb_bar_rw_no_snoop 576
/* Constants */
enum {
regk_marb_bar_ccd = 0x00000002,
regk_marb_bar_h264_rd = 0x00000000,
regk_marb_bar_h264_wr = 0x00000001,
regk_marb_bar_l2cache = 0x00000008,
regk_marb_bar_no = 0x00000000,
regk_marb_bar_r_stopped_default = 0x00000000,
regk_marb_bar_rw_ccd_burst_default = 0x00000000,
regk_marb_bar_rw_ddr2_slots_default = 0x00000000,
regk_marb_bar_rw_ddr2_slots_size = 0x00000040,
regk_marb_bar_rw_h264_rd_burst_default = 0x00000000,
regk_marb_bar_rw_h264_wr_burst_default = 0x00000000,
regk_marb_bar_rw_intr_mask_default = 0x00000000,
regk_marb_bar_rw_l2cache_burst_default = 0x00000000,
regk_marb_bar_rw_no_snoop_default = 0x00000000,
regk_marb_bar_rw_sclr_fifo_burst_default = 0x00000000,
regk_marb_bar_rw_sclr_rd_burst_default = 0x00000000,
regk_marb_bar_rw_stop_mask_default = 0x00000000,
regk_marb_bar_rw_vin_rd_burst_default = 0x00000000,
regk_marb_bar_rw_vin_wr_burst_default = 0x00000000,
regk_marb_bar_rw_vout_burst_default = 0x00000000,
regk_marb_bar_sclr_fifo = 0x00000007,
regk_marb_bar_sclr_rd = 0x00000005,
regk_marb_bar_vin_rd = 0x00000004,
regk_marb_bar_vin_wr = 0x00000003,
regk_marb_bar_vout = 0x00000006,
regk_marb_bar_yes = 0x00000001
};
#endif /* __marb_bar_defs_h */
#ifndef __marb_bar_bp_defs_h
#define __marb_bar_bp_defs_h
/*
* This file is autogenerated from
* file: marb_bar.r
*
* by ../../../tools/rdesc/bin/rdes2c -outfile marb_bar_defs.h marb_bar.r
* Any changes here will be lost.
*
* -*- buffer-read-only: t -*-
*/
/* Main access macros */
#ifndef REG_RD
#define REG_RD( scope, inst, reg ) \
REG_READ( reg_##scope##_##reg, \
(inst) + REG_RD_ADDR_##scope##_##reg )
#endif
#ifndef REG_WR
#define REG_WR( scope, inst, reg, val ) \
REG_WRITE( reg_##scope##_##reg, \
(inst) + REG_WR_ADDR_##scope##_##reg, (val) )
#endif
#ifndef REG_RD_VECT
#define REG_RD_VECT( scope, inst, reg, index ) \
REG_READ( reg_##scope##_##reg, \
(inst) + REG_RD_ADDR_##scope##_##reg + \
(index) * STRIDE_##scope##_##reg )
#endif
#ifndef REG_WR_VECT
#define REG_WR_VECT( scope, inst, reg, index, val ) \
REG_WRITE( reg_##scope##_##reg, \
(inst) + REG_WR_ADDR_##scope##_##reg + \
(index) * STRIDE_##scope##_##reg, (val) )
#endif
#ifndef REG_RD_INT
#define REG_RD_INT( scope, inst, reg ) \
REG_READ( int, (inst) + REG_RD_ADDR_##scope##_##reg )
#endif
#ifndef REG_WR_INT
#define REG_WR_INT( scope, inst, reg, val ) \
REG_WRITE( int, (inst) + REG_WR_ADDR_##scope##_##reg, (val) )
#endif
#ifndef REG_RD_INT_VECT
#define REG_RD_INT_VECT( scope, inst, reg, index ) \
REG_READ( int, (inst) + REG_RD_ADDR_##scope##_##reg + \
(index) * STRIDE_##scope##_##reg )
#endif
#ifndef REG_WR_INT_VECT
#define REG_WR_INT_VECT( scope, inst, reg, index, val ) \
REG_WRITE( int, (inst) + REG_WR_ADDR_##scope##_##reg + \
(index) * STRIDE_##scope##_##reg, (val) )
#endif
#ifndef REG_TYPE_CONV
#define REG_TYPE_CONV( type, orgtype, val ) \
( { union { orgtype o; type n; } r; r.o = val; r.n; } )
#endif
#ifndef reg_page_size
#define reg_page_size 8192
#endif
#ifndef REG_ADDR
#define REG_ADDR( scope, inst, reg ) \
( (inst) + REG_RD_ADDR_##scope##_##reg )
#endif
#ifndef REG_ADDR_VECT
#define REG_ADDR_VECT( scope, inst, reg, index ) \
( (inst) + REG_RD_ADDR_##scope##_##reg + \
(index) * STRIDE_##scope##_##reg )
#endif
/* C-code for register scope marb_bar_bp */
/* Register rw_first_addr, scope marb_bar_bp, type rw */
typedef unsigned int reg_marb_bar_bp_rw_first_addr;
#define REG_RD_ADDR_marb_bar_bp_rw_first_addr 0
#define REG_WR_ADDR_marb_bar_bp_rw_first_addr 0
/* Register rw_last_addr, scope marb_bar_bp, type rw */
typedef unsigned int reg_marb_bar_bp_rw_last_addr;
#define REG_RD_ADDR_marb_bar_bp_rw_last_addr 4
#define REG_WR_ADDR_marb_bar_bp_rw_last_addr 4
/* Register rw_op, scope marb_bar_bp, type rw */
typedef struct {
unsigned int rd : 1;
unsigned int wr : 1;
unsigned int rd_excl : 1;
unsigned int pri_wr : 1;
unsigned int us_rd : 1;
unsigned int us_wr : 1;
unsigned int us_rd_excl : 1;
unsigned int us_pri_wr : 1;
unsigned int dummy1 : 24;
} reg_marb_bar_bp_rw_op;
#define REG_RD_ADDR_marb_bar_bp_rw_op 8
#define REG_WR_ADDR_marb_bar_bp_rw_op 8
/* Register rw_clients, scope marb_bar_bp, type rw */
typedef struct {
unsigned int h264_rd : 1;
unsigned int h264_wr : 1;
unsigned int ccd : 1;
unsigned int vin_wr : 1;
unsigned int vin_rd : 1;
unsigned int sclr_rd : 1;
unsigned int vout : 1;
unsigned int sclr_fifo : 1;
unsigned int l2cache : 1;
unsigned int dummy1 : 23;
} reg_marb_bar_bp_rw_clients;
#define REG_RD_ADDR_marb_bar_bp_rw_clients 12
#define REG_WR_ADDR_marb_bar_bp_rw_clients 12
/* Register rw_options, scope marb_bar_bp, type rw */
typedef struct {
unsigned int wrap : 1;
unsigned int dummy1 : 31;
} reg_marb_bar_bp_rw_options;
#define REG_RD_ADDR_marb_bar_bp_rw_options 16
#define REG_WR_ADDR_marb_bar_bp_rw_options 16
/* Register r_brk_addr, scope marb_bar_bp, type r */
typedef unsigned int reg_marb_bar_bp_r_brk_addr;
#define REG_RD_ADDR_marb_bar_bp_r_brk_addr 20
/* Register r_brk_op, scope marb_bar_bp, type r */
typedef struct {
unsigned int rd : 1;
unsigned int wr : 1;
unsigned int rd_excl : 1;
unsigned int pri_wr : 1;
unsigned int us_rd : 1;
unsigned int us_wr : 1;
unsigned int us_rd_excl : 1;
unsigned int us_pri_wr : 1;
unsigned int dummy1 : 24;
} reg_marb_bar_bp_r_brk_op;
#define REG_RD_ADDR_marb_bar_bp_r_brk_op 24
/* Register r_brk_clients, scope marb_bar_bp, type r */
typedef struct {
unsigned int h264_rd : 1;
unsigned int h264_wr : 1;
unsigned int ccd : 1;
unsigned int vin_wr : 1;
unsigned int vin_rd : 1;
unsigned int sclr_rd : 1;
unsigned int vout : 1;
unsigned int sclr_fifo : 1;
unsigned int l2cache : 1;
unsigned int dummy1 : 23;
} reg_marb_bar_bp_r_brk_clients;
#define REG_RD_ADDR_marb_bar_bp_r_brk_clients 28
/* Register r_brk_first_client, scope marb_bar_bp, type r */
typedef struct {
unsigned int h264_rd : 1;
unsigned int h264_wr : 1;
unsigned int ccd : 1;
unsigned int vin_wr : 1;
unsigned int vin_rd : 1;
unsigned int sclr_rd : 1;
unsigned int vout : 1;
unsigned int sclr_fifo : 1;
unsigned int l2cache : 1;
unsigned int dummy1 : 23;
} reg_marb_bar_bp_r_brk_first_client;
#define REG_RD_ADDR_marb_bar_bp_r_brk_first_client 32
/* Register r_brk_size, scope marb_bar_bp, type r */
typedef unsigned int reg_marb_bar_bp_r_brk_size;
#define REG_RD_ADDR_marb_bar_bp_r_brk_size 36
/* Register rw_ack, scope marb_bar_bp, type rw */
typedef unsigned int reg_marb_bar_bp_rw_ack;
#define REG_RD_ADDR_marb_bar_bp_rw_ack 40
#define REG_WR_ADDR_marb_bar_bp_rw_ack 40
/* Constants */
enum {
regk_marb_bar_bp_no = 0x00000000,
regk_marb_bar_bp_rw_op_default = 0x00000000,
regk_marb_bar_bp_rw_options_default = 0x00000000,
regk_marb_bar_bp_yes = 0x00000001
};
#endif /* __marb_bar_bp_defs_h */
|
