summaryrefslogtreecommitdiff
path: root/include/asm-mips/cpu.h
AgeCommit message (Expand)AuthorFilesLines
2007-07-10[MIPS] PMC MSP71xx mips commonMarc St-Jean1-0/+2
2007-07-10[MIPS] define Hit_Invalidate_I to Index_Invalidate_I for loongson2Fuxin Zhang1-1/+6
2007-07-10[MIPS] Enable support for the userlocal hardware registerRalf Baechle1-0/+1
2007-07-06[MIPS] Add macros to encode processor revisions.Ralf Baechle1-0/+11
2006-07-13[MIPS] Use the proper technical term for naming some of the cache macros.Ralf Baechle1-1/+1
2006-06-01[MIPS] Treat R14000 like R10000.Kumba1-1/+3
2006-06-01[MIPS] Fix detection and handling of the 74K processor.Chris Dearman1-1/+3
2006-02-14[MIPS] Fix CPU type bitmasks for MIPS III, IV and V.Maciej W. Rozycki1-3/+3
2006-01-10MIPS: Reorganize ISA constants strictly as bitmasks.Ralf Baechle1-7/+10
2006-01-10MIPS: Introduce machinery for testing for MIPSxxR1/2.Ralf Baechle1-1/+3
2006-01-10MIPS: Rename MIPS_CPU_ISA_M{32,64} -> MIPS_CPU_ISA_M{32,64}R1.Ralf Baechle1-10/+7
2005-10-29Add support for SB1A CPU.Andrew Isaacson1-1/+3
2005-10-29Cleanup the mess in cpu_cache_init.Ralf Baechle1-19/+21
2005-10-29Move MIPS Technologies processor IDs to where they belong.Maciej W. Rozycki1-2/+7
2005-10-29Philips PNX8550 support: MIPS32-like core with 2 Trimedias on it.Pete Popov1-1/+3
2005-10-29Detect the MIPS R2 vectored interrupt, external interrupt controllerRalf Baechle1-0/+4
2005-10-29Detect the 34K.Ralf Baechle1-1/+3
2005-10-29Support the MIPS32 / MIPS64 DSP ASE.Ralf Baechle1-0/+2
2005-10-29Cleanup decoding of MIPSxx config registers.Ralf Baechle1-1/+9
2005-10-29Base Au1200 2.6 support.Pete Popov1-1/+2
2005-10-29Add a few more PrId vendor IDs.Ralf Baechle1-6/+11
2005-04-16Linux-2.6.12-rc2Linus Torvalds1-0/+222
generated by cgit v1.2.3 (git 2.39.1) at 2024-12-14 21:38:35 +0000