summaryrefslogtreecommitdiff
path: root/arch/mips/pci
AgeCommit message (Expand)AuthorFilesLines
2011-05-19MIPS: Lantiq: Add PCI controller support.John Crispin4-0/+432
2011-05-19MIPS: XLR, XLS: Add PCI support.Jayachandran C2-0/+215
2011-03-31Fix common misspellingsLucas De Marchi4-6/+6
2011-03-29MIPS: Convert the irq functions to the new namesThomas Gleixner1-2/+2
2011-03-29MIPS: Octeon: Rewrite interrupt handling code.David Daney1-10/+10
2011-03-14MIPS: MSP: Fix MSP71xx bpci interrupt handler return valueAnoop P A1-2/+2
2010-11-01tree-wide: fix comment/printk typosUwe Kleine-König1-1/+1
2010-10-29MIPS: Octeon: Rewrite DMA mapping functions.David Daney2-6/+59
2010-10-24Merge branch 'for-next' of git://git.kernel.org/pub/scm/linux/kernel/git/jiko...Linus Torvalds1-1/+1
2010-10-07MIPS: Add missing #inclusions of <linux/irq.h>David Howells2-0/+2
2010-10-04MIPS: Remove pr_<level> uses of KERN_<level>Joe Perches1-1/+1
2010-09-23Fix typo configue => configure in commentsThomas Weber1-1/+1
2010-08-05MIPS: Octeon: Allow more than 3.75GB of memory with PCIeDavid Daney1-6/+31
2010-08-05MIPS: Octeon: Disallow MSI-X interrupt and fall back to MSI interrupts.Chandrakala Chavva1-0/+28
2010-08-05MIPS: Octeon: Support 256 MSI on PCIeDavid Daney1-117/+177
2010-08-05MIPS: Octeon: Make MSI use handle_simple_irq().David Daney1-46/+15
2010-08-05MIPS: Octeon: Get rid of a bunch of MSI IRQ number definitions.David Daney1-2/+2
2010-08-05MIPS: Octeon: Move MSI code out of octeon-irq.c.David Daney1-2/+88
2010-08-05MIPS: PCI: RM9000 checkpatch cleanupAndrea Gelmini1-2/+2
2010-07-26MIPS: Set io_map_base for several PCI bridges lacking itBen Hutchings2-0/+2
2010-04-30MIPS: SB1250: Include correct header and fix a warningSebastian Andrzej Siewior1-1/+2
2010-04-12MIPS: Lemote 2F: Ensure atomic execution of _rdmsr and _wrmsrWu Zhangjin1-0/+10
2010-03-30include cleanup: Update gfp.h and slab.h includes to prepare for breaking imp...Tejun Heo1-1/+0
2010-02-27MIPS: Cobalt: convert legacy port addresses to GT-64111 bus addressesBjorn Helgaas2-2/+61
2010-02-27MIPS: Make various locks static.Ralf Baechle1-1/+1
2010-02-27MIPS: Nuke trailing blank linesRalf Baechle1-1/+0
2010-02-27MIPS: Cleanup switches with cases that can be mergedRoel Kluin1-4/+2
2010-02-27MIPS: Loongson: Change the Email address of Wu ZhangjinWu Zhangjin1-3/+1
2010-02-27MIPS: Loongson: Lemote-2F: USB: Not Emulate Non-Posted WritesWu Zhangjin1-1/+1
2010-02-22resource/PCI: mark struct resource as constDominik Brodowski1-1/+1
2010-02-22resource/PCI: align functions now return start of resourceDominik Brodowski1-2/+2
2009-12-17MIPS: eXcite: Remove platform.Ralf Baechle3-186/+0
2009-12-17MIPS: Lemote 2F: Add PCI supportWu Zhangjin3-1/+216
2009-12-17MIPS: Bonito64: Make Loongson independent from Bonito64 code.Wu Zhangjin4-10/+158
2009-09-30MIPS: MSP71xx: request_irq() failure ignored in msp_pcibios_config_access()Roel Kluin1-1/+4
2009-09-17MIPS: BCM63xx: Add support for the Broadcom BCM63xx family of SOCs.Maxime Bizon5-0/+741
2009-09-17MIPS: Remove useless zero initializations.Ralf Baechle4-5/+5
2009-09-17MIPS: Loongson: Change naming methodsWu Zhangjin3-3/+3
2009-09-17MIPS: Loongson: clean up the coding styleWu Zhangjin1-18/+0
2009-08-03MIPS: Octeon PCIe: Make hardware and software bus numbers match.David Daney1-14/+17
2009-08-03MIPS: Eleminate filenames from commentsRalf Baechle7-17/+0
2009-07-03MIPS: Reorganize Cavium OCTEON PCI support.David Daney4-0/+2337
2009-07-03Update Yoichi Yuasa's e-mail addressYoichi Yuasa8-13/+13
2009-06-24MIPS: Build fix - include <linux/smp.h> into all smp_processor_id() users.Ralf Baechle1-0/+1
2009-01-30MIPS: RC32434: Define io_map_base for PCI controllerPhil Sutter1-0/+11
2009-01-07PCI: mips: use generic INTx swizzle from PCI coreBjorn Helgaas1-16/+1
2009-01-07PCI: mips: use generic pci_swizzle_interrupt_pin()Bjorn Helgaas2-14/+1
2008-12-09MIPS: Better than nothing implementation of PCI mmap to fix X.Ralf Baechle1-0/+24
2008-10-27MIPS: EMMA: Move <asm/emma2rh> to <asm/emma> dirShinya Kuribayashi3-3/+3
2008-10-27MIPS: EMMA: Kconfig reorganizationShinya Kuribayashi1-1/+1