summaryrefslogtreecommitdiff
path: root/sound/soc/fsl/fsl_sai.c
AgeCommit message (Expand)AuthorFilesLines
2022-07-21ASoC: fsl_sai: Don't use plain integer as NULL pointerShengjiu Wang1-1/+1
2022-07-05ASoC: fsl_sai: Add support for PLL switch at runtimeShengjiu Wang1-0/+38
2022-06-29ASoC: Refactor non_legacy_dai_naming flagMark Brown1-2/+3
2022-06-28Add PDM/DSD/dataline configuration supportMark Brown1-21/+239
2022-06-27ASoC: fsl_sai: Configure dataline/FIFO information from dts propertyShengjiu Wang1-4/+157
2022-06-27ASoC: fsl_sai: Make res a member of struct fsl_saiShengjiu Wang1-4/+3
2022-06-27ASoc: fsl_sai: Add pinctrl operation for PDM and DSDShengjiu Wang1-9/+61
2022-06-27ASoC: fsl_sai: Add support for more sample ratesShengjiu Wang1-3/+4
2022-06-27ASoC: fsl_sai: Add PDM daifmt supportShengjiu Wang1-2/+15
2022-06-27ASoC: fsl: fsl_sai: use pm_runtime_resume_and_get()Pierre-Louis Bossart1-4/+2
2022-06-27ASoC: fsl: Migrate to new style legacy DAI naming flagCharles Keepax1-1/+2
2022-06-14ASoC: Merge fixesMark Brown1-0/+1
2022-06-09Specify clock provider directly to CPU DAIsMark Brown1-4/+4
2022-06-08ASoC: fsl_sai: Enable MCTL_MCLK_EN bit for master modeShengjiu Wang1-0/+6
2022-06-06ASoC: fsl_sai: add error message in case of missing imx-pcm-dma supportMarco Felsch1-1/+4
2022-06-06ASoC: fsl_sai: use local device pointerMarco Felsch1-26/+27
2022-06-06ASoC: fsl: Rename set_fmt_new back to set_fmtCharles Keepax1-1/+1
2022-06-06ASoC: fsl: Update to use set_fmt_new callbackCharles Keepax1-5/+5
2022-06-06ASoC: fsl_sai: Add support for i.MX8MNShengjiu Wang1-0/+1
2022-05-16ASoC: fsl_sai: Add support for i.MX8ULPShengjiu Wang1-1/+13
2022-05-16ASoC: fsl_sai: Add support for i.MX8M PlusShengjiu Wang1-0/+12
2022-05-16ASoC: fsl_sai: Add support for i.MX8MMShengjiu Wang1-0/+17
2022-04-06ASoC: fsl_sai: fix 1:1 bclk:mclk ratio supportAhmad Fatoum1-1/+1
2022-03-07ASoC: fsl_sai: implement 1:1 bclk:mclk ratio supportAhmad Fatoum1-2/+15
2022-03-07ASoC: fsl_sai: use DIV_ROUND_CLOSEST() to calculate dividerSascha Hauer1-7/+5
2022-03-07ASoC: fsl_sai: Use better variable namesSascha Hauer1-8/+9
2022-03-07ASoC: fsl_sai: store full version instead of major/minorSascha Hauer1-5/+3
2022-03-07ASoC: fsl_sai: simplify register poking in fsl_sai_set_bclkAhmad Fatoum1-16/+13
2022-03-07ASoC: fsl_sai: simplify irq return valueSascha Hauer1-7/+4
2022-03-07ASoC: fsl_sai: Drop unnecessary definesSascha Hauer1-10/+6
2022-02-28ASoC: fsl: Drop unused argument from imx_pcm_dma_init()Sascha Hauer1-1/+1
2022-02-08ASoC: fsl_sai: Enable combine mode softSascha Hauer1-0/+9
2021-09-22ASoC: fsl_sai: Update to modern clocking terminologyMark Brown1-17/+17
2021-09-10ASoC: fsl_sai: register platform component before registering cpu daiShengjiu Wang1-5/+9
2021-06-21ASoC: fsl_sai: Use devm_platform_get_and_ioremap_resource()Yang Yingliang1-2/+1
2021-03-22ASoC: fsl_sai: Don't use devm_regmap_init_mmio_clkShengjiu Wang1-16/+32
2021-03-10Merge series "drop unneeded snd_soc_dai_set_drvdata" from Julia Lawall <Julia...Mark Brown1-2/+0
2021-03-10ASoC: fsl_sai: Add pm qos cpu latency supportShengjiu Wang1-0/+12
2021-03-10ASoC: fsl: drop unneeded snd_soc_dai_set_drvdataJulia Lawall1-2/+0
2021-01-21ASoC: fsl: sync parameter naming (rate/sample_bits)Kuninori Morimoto1-4/+4
2020-11-19ASoC: fsl_sai: Correct the clock source for mclk0Shengjiu Wang1-2/+18
2020-10-09Merge remote-tracking branch 'asoc/for-5.10' into asoc-nextMark Brown1-91/+199
2020-09-25ASoC: fsl_sai: Instantiate snd_soc_dai_driverShengjiu Wang1-8/+11
2020-09-17ASoC: fsl_sai: Set MCLK input or output directionShengjiu Wang1-0/+7
2020-09-17ASoC: fsl_sai: Add fsl_sai_check_version functionShengjiu Wang1-0/+47
2020-09-17ASoC: fsl_sai: Add new added registers and new bit definitionShengjiu Wang1-0/+23
2020-09-03ASoC: fsl_sai: Set SAI Channel Mode to Output ModeShengjiu Wang1-2/+8
2020-09-03ASoC: fsl_sai: Support multiple data channel enable bitsShengjiu Wang1-18/+12
2020-08-24ASoC: fsl_sai: Add -EPROBE_DEFER check for regmap initShengjiu Wang1-1/+1
2020-08-17ASoC: fsl_sai: Replace synchronous check with fsl_sai_dir_is_syncedShengjiu Wang1-24/+16
generated by cgit v1.2.3 (git 2.39.1) at 2024-12-18 20:04:31 +0000