summaryrefslogtreecommitdiff
path: root/drivers/clk
AgeCommit message (Expand)AuthorFilesLines
2018-03-23clk: rockchip: Fix wrong parents for MMC phase clock for rk3328Shawn Lin1-8/+8
2018-03-23clk: rockchip: Fix wrong parent for SDMMC phase clock for rk3228Shawn Lin1-1/+1
2018-03-21clk: renesas: cpg-mssr: Adjust r8a77980 ifdefMagnus Damm1-1/+1
2018-03-21clk: renesas: rcar-gen3: Always use readl()/writel()Geert Uytterhoeven1-7/+7
2018-03-21clk: renesas: sh73a0: Always use readl()/writel()Geert Uytterhoeven1-7/+7
2018-03-21clk: renesas: rza1: Always use readl()/writel()Geert Uytterhoeven1-2/+2
2018-03-21clk: renesas: rcar-gen2: Always use readl()/writel()Geert Uytterhoeven1-9/+8
2018-03-21clk: renesas: r8a7740: Always use readl()/writel()Geert Uytterhoeven1-4/+4
2018-03-21clk: renesas: r8a73a4: Always use readl()/writel()Geert Uytterhoeven1-6/+5
2018-03-21clk: renesas: mstp: Always use readl()/writel()Geert Uytterhoeven1-2/+2
2018-03-21clk: renesas: div6: Always use readl()/writel()Geert Uytterhoeven1-11/+11
2018-03-21clk: sunxi-ng: add missing hdmi-slow clock for H6 CCUIcenowy Zheng2-1/+5
2018-03-20clk: hisilicon: fix potential NULL dereference in hisi_clk_alloc()Wei Yongjun1-0/+2
2018-03-20clk: davinci: cfgchip: Add TI DA8XX USB PHY clocksDavid Lechner1-0/+351
2018-03-20clk: davinci: New driver for TI DA8XX CFGCHIP clocksDavid Lechner2-0/+441
2018-03-20clk: davinci: Add platform information for TI DM646x PSCDavid Lechner4-0/+83
2018-03-20clk: davinci: Add platform information for TI DM644x PSCDavid Lechner4-0/+86
2018-03-20clk: davinci: Add platform information for TI DM365 PSCDavid Lechner4-0/+99
2018-03-20clk: davinci: Add platform information for TI DM355 PSCDavid Lechner4-0/+91
2018-03-20clk: davinci: Add platform information for TI DA850 PSCDavid Lechner4-0/+158
2018-03-20clk: davinci: Add platform information for TI DA830 PSCDavid Lechner4-0/+122
2018-03-20clk: davinci: New driver for davinci PSC clocksDavid Lechner3-0/+641
2018-03-20clk: davinci: Add platform information for TI DM646x PLLDavid Lechner4-0/+90
2018-03-20clk: davinci: Add platform information for TI DM644x PLLDavid Lechner4-0/+86
2018-03-20clk: davinci: Add platform information for TI DM365 PLLDavid Lechner4-0/+151
2018-03-20clk: davinci: Add platform information for TI DM355 PLLDavid Lechner4-0/+85
2018-03-20clk: davinci: Add platform information for TI DA850 PLLDavid Lechner4-0/+222
2018-03-20clk: davinci: Add platform information for TI DA830 PLLDavid Lechner4-0/+76
2018-03-20clk: davinci: New driver for davinci PLL clocksDavid Lechner4-0/+1014
2018-03-20clk: scmi: use devm_of_clk_add_hw_provider() API and drop scmi_clocks_removeSudeep Holla1-10/+2
2018-03-20clk: mediatek: add audsys support for MT2701Ryder Lee3-0/+193
2018-03-20clk: mediatek: add devm_of_platform_populate() for MT7622 audsysRyder Lee1-1/+13
2018-03-19clk: qcom: rpmcc: Add support to XO buffered clocksSrinivas Kandagatla1-1/+78
2018-03-19clk: mediatek: update clock driver of MT2712Weiyi Lu1-14/+55
2018-03-19clk: lpc32xx: Set name of regmap_configJeffy Chen1-0/+1
2018-03-19clk: Don't show the incorrect clock phaseShawn Lin1-0/+3
2018-03-19clk: mvebu: armada-38x: add support for missing clocksRichard Genoud1-7/+7
2018-03-19clk: clk-gpio: Allow GPIO to sleep in set/get_parentMike Looijmans1-2/+2
2018-03-19clk: enable hi655x common clk automaticallyRiku Voipio1-2/+4
2018-03-19clk: stm32: add configuration flags for each of the stm32 driversBenjamin Gaignard2-2/+16
2018-03-19clk: stm32: Add clk entry for SDMMC2 on stm32F769Patrice Chotard1-1/+2
2018-03-19clk: stm32: Add DSI clock for STM32F469 BoardGabriel Fernandez1-1/+10
2018-03-19clk: uniphier: add Pro4/Pro5/PXs2 audio system clockKatsuhiro Suzuki1-0/+11
2018-03-19clk: mediatek: update missing clock data for MT7622 audsysRyder Lee1-0/+1
2018-03-19clk: mediatek: fix PWM clock source by adding a fixed-factor clockSean Wang1-7/+8
2018-03-19clk: mvebu: cp110: Fix clock tree representationGregory CLEMENT1-55/+39
2018-03-19clk: Re-use DEFINE_SHOW_ATTRIBUTE() macroAndy Shevchenko1-53/+7
2018-03-19clk: bcm2835: Protect sections updating shared registersBoris Brezillon1-0/+4
2018-03-19clk: bcm2835: Fix ana->maskX definitionsBoris Brezillon1-4/+4
2018-03-18clk: sunxi-ng: add support for the Allwinner H6 CCUIcenowy Zheng4-0/+1269