summaryrefslogtreecommitdiff
path: root/arch/riscv/boot
AgeCommit message (Expand)AuthorFilesLines
2021-08-24riscv: dts: microchip: Add ethernet0 to the aliases nodeBin Meng1-0/+4
2021-08-24riscv: dts: microchip: Use 'local-mac-address' for emac1Bin Meng1-1/+1
2021-08-03riscv: dts: fix memory size for the SiFive HiFive UnmatchedQiu Wenbo1-1/+1
2021-06-19riscv: dts: fu740: fix cache-controller interruptsDavid Abdurachmanov1-1/+1
2021-06-11riscv: Fix BUILTIN_DTB for sifive and microchip socAlexandre Ghiti2-0/+2
2021-05-06Merge tag 'riscv-for-linus-5.13-mw0' of git://git.kernel.org/pub/scm/linux/ke...Linus Torvalds6-1/+419
2021-05-04riscv: dts: Add PCIe support for the SiFive FU740-C000 SoCGreentime Hu1-0/+33
2021-04-26RISC-V: Initial DTS for Microchip ICICLE boardAtish Patra4-0/+404
2021-04-26RISC-V: enable XIPVitaly Wool1-0/+13
2021-04-26riscv: Move kernel mapping outside of linear mappingAlexandre Ghiti1-1/+2
2021-02-26Merge tag 'riscv-for-linus-5.12-mw0' of git://git.kernel.org/pub/scm/linux/ke...Linus Torvalds15-154/+2034
2021-02-22riscv: Add Kendryte KD233 board device treeDamien Le Moal1-0/+152
2021-02-22riscv: Add SiPeed MAIXDUINO board device treeDamien Le Moal1-0/+184
2021-02-22riscv: Add SiPeed MAIX GO board device treeDamien Le Moal1-0/+219
2021-02-22riscv: Add SiPeed MAIX DOCK board device treeDamien Le Moal1-0/+211
2021-02-22riscv: Add SiPeed MAIX BiT board device treeDamien Le Moal1-0/+209
2021-02-22riscv: Update Canaan Kendryte K210 device treeDamien Le Moal3-51/+413
2021-02-10Revert "dts: phy: add GPIO number and active state used for phy reset"Palmer Dabbelt1-1/+0
2021-01-14riscv: Fix Canaan Kendryte K210 device treeDamien Le Moal1-5/+0
2021-01-14riscv: Use vendor name for K210 SoC supportDamien Le Moal5-6/+6
2021-01-13dts: phy: add GPIO number and active state used for phy resetSagar Shrikant Kadam1-0/+1
2021-01-13dts: phy: fix missing mdio device and probe failure of vsc8541-01 deviceSagar Shrikant Kadam1-0/+1
2021-01-07riscv: Fix builtin DTB handlingDamien Le Moal2-3/+4
2021-01-07riscv: dts: add initial board data for the SiFive HiFive UnmatchedYash Shah2-1/+255
2021-01-07riscv: dts: add initial support for the SiFive FU740-C000 SoCYash Shah1-0/+293
2020-11-09riscv: Ignore Image.* and loader.binKefeng Wang1-1/+2
2020-11-09riscv: Clean up boot dirKefeng Wang1-1/+1
2020-09-19riscv: Fix Kendryte K210 device treeDamien Le Moal1-2/+4
2020-07-30riscv: Allow building with kcov coverageTobias Klauser1-0/+2
2020-05-18riscv: K210: Add a built-in device treePalmer Dabbelt2-1/+5
2020-04-09Merge tag 'riscv-for-linus-5.7' of git://git.kernel.org/pub/scm/linux/kernel/...Linus Torvalds5-0/+152
2020-04-03riscv: create a loader.bin boot image for Kendryte SoCChristoph Hellwig1-0/+3
2020-04-03riscv: Add Kendryte K210 device treeDamien Le Moal4-0/+149
2020-03-25.gitignore: add SPDX License IdentifierMasahiro Yamada1-0/+1
2020-03-05riscv: dts: Add GPIO reboot method to HiFive Unleashed DTS fileYash Shah1-0/+5
2020-02-19riscv: Fix gitignoreDamien Le Moal1-0/+2
2020-01-29riscv: dts: Add DT support for SiFive FU540 GPIO driverYash Shah2-1/+18
2020-01-03riscv: dts: Add DT support for SiFive L2 cache controllerYash Shah1-0/+15
2019-12-08riscv: Fix build dependency for loaderOlof Johansson1-1/+1
2019-11-22Merge branch 'next/nommu' into for-nextPaul Walmsley3-1/+30
2019-11-17riscv: provide a flat image loaderChristoph Hellwig3-1/+30
2019-11-15riscv: dts: add support for PDMA device of HiFive Unleashed Rev A00Green Wan1-0/+7
2019-11-12RISC-V: Add multiple compression image format.Atish Patra1-0/+12
2019-10-14riscv: dts: HiFive Unleashed: add default chosen/stdout-pathPaul Walmsley1-0/+1
2019-09-20riscv: dts: sifive: Drop "clock-frequency" property of cpu nodesBin Meng1-3/+0
2019-09-20riscv: dts: sifive: Add ethernet0 to the aliases nodeBin Meng1-0/+1
2019-09-19riscv: dts: Add DT support for SiFive FU540 PWM driverYash Shah2-0/+26
2019-07-31riscv: dts: fu540-c000: drop "timebase-frequency"Paul Walmsley1-1/+0
2019-07-22riscv: dts: Add DT node for SiFive FU540 Ethernet controller driverYash Shah2-0/+24
2019-07-01arch: riscv: add config option for building SiFive's SoC resourceLoys Ollivier1-1/+1