summaryrefslogtreecommitdiff
path: root/arch/mips/mm/c-tx39.c
AgeCommit message (Expand)AuthorFilesLines
2006-04-19[MIPS] Handle IDE PIO cache aliases on SMP.Ralf Baechle1-0/+7
2006-03-18[MIPS] local_r4k_flush_cache_page fixAtsushi Nemoto1-1/+0
2006-02-14[MIPS] Add protected_blast_icache_range, blast_icache_range, etc.Atsushi Nemoto1-61/+9
2005-10-29Cleanup the mess in cpu_cache_init.Ralf Baechle1-1/+1
2005-10-29Sync c-tx39.c with c-r4k.c.Atsushi Nemoto1-4/+5
2005-10-29Avoid SMP cacheflushes. This is a minor optimization of startup butRalf Baechle1-0/+1
2005-10-29Update MIPS to use the 4-level pagetable code thereby getting rid ofRalf Baechle1-1/+3
2005-04-16Linux-2.6.12-rc2v2.6.12-rc2Linus Torvalds1-0/+493