summaryrefslogtreecommitdiff
AgeCommit message (Expand)AuthorFilesLines
2016-05-05swr: [rasterizer memory] Add missing store tiles functionTim Rowley1-1/+4
2016-05-05swr: [rasterizer jitter] Add asserts for supported formats in fetch shaderTim Rowley1-0/+2
2016-05-05swr: [rasterizer core] Fix thread allocationTim Rowley1-17/+47
2016-05-05swr: [rasterizer core] Fix threadviz support in bucketsTim Rowley3-12/+14
2016-05-05swr: [rasterizer] Whitespace cleanup and misc changesTim Rowley5-5/+2
2016-05-05radeonsi: mark descriptor loads as using dynamically uniform indicesNicolai Hähnle1-5/+17
2016-05-05i965/fs: Don't follow pow with an instruction with two dest regs.Matt Turner1-0/+18
2016-05-05swr: Remove stall waiting for core query counters.Bruce Cherniak4-124/+81
2016-05-05mesa/ubo: add missing compute cases for ubo/atomic buffersDave Airlie1-0/+6
2016-05-05mesa/compute: drop pointless casts.Dave Airlie1-3/+3
2016-05-05mesa: remove null check before freeThomas Hindoe Paaboel Andersen2-4/+2
2016-05-05freedreno: remove null check before freeThomas Hindoe Paaboel Andersen1-2/+1
2016-05-05nir: fix assert for wildcard pairsThomas Hindoe Paaboel Andersen1-1/+1
2016-05-04glapi: fix parameter type for GetSamplerParameterIuivEXT() in es_EXT.xmlBrian Paul1-2/+2
2016-05-04mesa: include texture format in glGenerateMipmap error messageBrian Paul1-1/+2
2016-05-04main: uses casts to silence some _mesa_debug() format warningsBrian Paul1-4/+6
2016-05-04docs: Mark GL_ARB_query_buffer_object as done for i965/hsw+Jordan Justen2-1/+2
2016-05-04i965: Implement ARB_query_buffer_object for HSW+Jordan Justen8-3/+501
2016-05-04i965/gen6+: Add load register immediate helper functionsJordan Justen2-0/+36
2016-05-04i965/hsw+: Add support for copying a registerJordan Justen3-0/+18
2016-05-04i965/gen6+: Add support for storing immediate data into a bufferJordan Justen3-0/+50
2016-05-04i965: Add MI_MATH reg defs for HSW+Jordan Justen1-0/+38
2016-05-04i965: Add brw_store_register_mem32Jordan Justen2-0/+28
2016-05-04i965: Use offset instead of index in brw_store_register_mem64Jordan Justen5-54/+52
2016-05-04r600,compute: create vtx buffer for text + rodataJan Vesely1-2/+10
2016-05-04freedreno: allow ctx->draw_vbo to failRob Clark5-30/+37
2016-05-04freedreno: move shader-stage dirty bits to global dirty flagRob Clark8-59/+41
2016-05-04freedreno/a4xx: fix bogus offset for f32x24s8 stencil restoreRob Clark1-4/+5
2016-05-04freedreno: add some debug_asserts() to catch insane offsetsRob Clark1-0/+2
2016-05-04freedreno/a4xx: deal with VS which do not write positionRob Clark1-0/+7
2016-05-04freedreno/ir3: remove a couple redundant is_flow()sRob Clark2-2/+2
2016-05-04freedreno/ir3: cp small negative integers tooRob Clark1-1/+2
2016-05-04freedreno/ir3: fix # of registersRob Clark1-1/+1
2016-05-04freedreno/ir3: lower immeds to constRob Clark3-4/+80
2016-05-04freedreno/ir3: add ir3_cp_ctxRob Clark3-12/+22
2016-05-04add REVIEWERS and get_reviewer.pl scriptRob Clark2-0/+2407
2016-05-04nouveau/video: properly detect the decoder class for availability checksIlia Mirkin1-8/+17
2016-05-04i965: Delete stale perf_debug().Kenneth Graunke1-2/+0
2016-05-04i965: Silence unused variable warningKenneth Graunke1-2/+0
2016-05-04mesa/main: handle double uniform matrices properlyJuan A. Suarez Romero1-1/+1
2016-05-04nir: Separate 32 and 64-bit fmod loweringSamuel Iglesias Gonsálvez3-4/+6
2016-05-04nir/lower_double_ops: lower mod()Samuel Iglesias Gonsálvez2-1/+31
2016-05-03i965: Define GEN_GE/GEN_LE macros in terms of GEN_LT.Matt Turner1-2/+3
2016-05-03i965: Add disassembler support for remaining opcodes.Matt Turner2-18/+92
2016-05-03i965: Make opcode_descs and gen_from_devinfo() static.Matt Turner2-6/+2
2016-05-03i965: Actually check whether the opcode is supported.Matt Turner2-4/+3
2016-05-03i965: Merge inst_info and opcode_desc tables.Matt Turner5-149/+73
2016-05-03i965: Move inst_info from brw_eu_validate.c to brw_eu.c.Matt Turner3-245/+249
2016-05-03i965/disasm: Wrap opcode_desc look-up in a function.Francisco Jerez5-14/+42
2016-05-03i965: Pass devinfo pointer to is_3src() helpers.Francisco Jerez8-10/+11